Circuit partitioning is the first and the most important step in the designing of VLSI circuits. Owing to the rapidly increasing size of the designs, partitioning tools are becoming more important for the future. The partitioning algorithms are of two types, namely, constructive algorithms and iterative algorithms. In constructive algorithms, partition sets are formed with the help of algorithms; whereas, in case of iterative algorithms, new improved partition sets are formed at each iteration stepwith the modified netlist
INTRODUCTION
Partitioning refers to the process of breaking down a circuit into smaller sub-circuits and helps to speed up the design process. The sub-circuits are designed independently while keeping the functionality of the circuit intact.
Partitioning is usually done to minimize the number of interconnections (Dutt & Deng, 2002) ; thereby, minimizing the complexities in the design process and also to reduce the space complexities. As circuit partitioning is the most critical step in the physical design of a VLSI circuit. The main objective of circuit partitioning is to minimize the number of cuts and to achieve the global optimum. The present paper reviews the various CAD algorithm approaches and the existing CAD techniques used for better circuit partitioning. The paper analyzes various heuristics applied to solve the partitioning problem. Some of them include genetic algorithm, ant colony optimization, simulated annealing and their variations.
Kernighan and Lin proposed a bipartitioning algorithm in 1970. This algorithm uses an iterative approach where the most suitable pair of components is swapped at every iteration; thereby, ensuring local optimization. A few years later, Fiduccia and Mattheyses (1982)designed a more complex iterative algorithm where the most suitable vertex of the partition is chosen for swapping and the process is repeated until no further vertex from other partition is available. Apart from these two common heuristics, a number of heuristics have been proposed to solve the problem of partitioning which is analyzed in this paper.
PARTITIONING TECHNIQUES Multiway Circuit Partitioning Algorithm
Traditional two-way algorithms cannot be used to satisfy the requirements that optimize on various objective functions. As the requirements and problems vary, many objective functions are derived which cannot be solved by the two-way partitioning methods. Hence, the need for multi-way partitioning becomes evident. Cong, Labio and Shivakumar (1996) proposed a paradigm for multiway circuit partitioning based on dual net transformation. The dual transformation algorithm was applied to k-FM and the new algorithm k-dualFM was found to reduce the net cutsize by 20-31%. Furthermore, the same algorithm was applied to k-maximum fanout-free cone (MFFC)-FM algorithm and it was found that k-DualMFFC-FM reduced the net cutsize by 15 to 26%. The dual transformation algorithm was also compared with EIG1 and Paraboli wherein it was found to have reduced the net cutsize by 56%. The k-FM module partitioning algorithm has been converted into k-way net partitioning algorithm for solving the k-way module contention problem. Tan et al. (1997) presented a similar multi-way partitioning algorithm by including the potential gain function into the net cost function.
This function removes the constraint placed on moving a single cell, to achieve a balanced partitioning. This new algorithm was found to be more remarkable than the existing K-dual algorithm. Alternatively, Dasdan and Aykanat (1997) proposed two new approaches for the multi-way partitioning algorithm as all theKL-based partitioning algorithms restricts the movement of cells in each pass. The first approach included more phases in each pass toallow one move for each cell. And the second approach was to include mobility for each cell.
However, Gong and Lim (1998) found that the traditional iterative multiway partitioning algorithms were unsuitable for large circuits. They proposed a hill climbing method known as pair wise cell movement method to overcome the limitations of K-FM methods. This method distributes the clusters evenly and minimize the number of connections across multiple cutlines.
Traditional FM-based iterative methods are based on local optima and the selection of next cell to be moved is based on the cell gain. In order to overcome these two problems and to explore a broader solution space, multiway hypergraph partitioning algorithm was proposed by Zhao, Tao, and Zhao(2002) . In this algorithm, the next cell to be moved is selected based on both the cell gain and the net gains of all the cells incident to the cell. This algorithm performed better compared to the previous multi partitioning algorithm proposed by Dasdan and Aykanat (1997) in terms of cutsize and runtime.
Later in 2013, Sikand, Gill, Chandel and Chandel implemented the multi-way partitioning algorithm with some additional modifications and advocated the same for solving partitioning problems. The algorithm was subjected to iterations and clustering to deal with the problems of local minima. An important addition made to the existing multiway partitioning algorithm is the addition of pads to the output netlist files to make them as standalone files. Iterations and clustering were used to obtain multi-way partitioning from the two initial partitions. This algorithm additionally uses the top-down clustering technique and primal-dual technique to enhance the partitioning results. They can also handle more than one objective function which is not possible by the core FM algorithm.
Multilevel Circuit Partitioning
As the size and complexity of the problem increase, it becomes impossible for the clustering algorithm to provide Kahng(1998). The algorithm first clusters the instances recursively until its size is smaller than the given threshold. The partitioning algorithm is then applied to uncluster the instances. It was found that the multilevel partitioning algorithm yielded better results when compared to the previous algorithms, with less CPU time. Karypis, Aggarwal, Kumar and Shekhar (1999) presented a hypergraph partitioning algorithm based on multilevel paradigm in order to produce highquality partitioning in less amount of time. Partitioning introduces local and global interconnect delays which affects the performance of the partitioning algorithm. In order to overcome this, hierarchical performance driven multilevel partitioning was introduced by Cong, Lim, and Wu (2000) . Their algorithm provided a competitive cutsize and delay minimization compared to the previous multi level algorithms.
Complex unstructured relationships are best explained by hypergraphs. It was found that though the multilevel partitioning techniques obtain subgraphs, they cannot satisfy the global objective function. In order to overcome this disadvantage, Karypis and Kumar (2000) presented a new partitioning algorithm known as the k-way multilevel hypergraph partitioning algorithm. Their algorithm was found to outperform the existing K-PM/LR algorithm in terms of speed and hyperedge cut. The partitioning objective function and partitioning balancing constraint are satisfied with the help of the greedy refinement algorithm. However, this algorithm was found to be trapped in local minima.
Selvakkumaran and Karypis (2006) designed a new multiobjective hypergraph partitioning algorithmthat not only emphasizes on minimizing the cut but also minimizes the maximum sub-domain degree. Although the previous multilevel algorithms succeeded in minimizing the number of cuts, these cuts were not uniformly distributed throughout the different subdomains. By implementing the present algorithm, the maximum subdomain degree was found to be lowered by 5-36% when compared to previous algorithms. The computational complexity of the algorithm was also found to be relatively low. Aykanat, Cambazoglu and Uçar (2008) found out that hypergraph partitioning algorithm performed better when they were implemented using the direct k-way algorithm rather than with the recursive bisection-based partitioning algorithm.
They found out that multi-level k-way hypergraph partitioning algorithm performed better with multiple constraints and fixed vertices. Lotfifar and Johnson (2015) proposed a multilevel hypergraph partitioning algorithm that performs in a sequential manner. Using this algorithm unimportant hyperedges were removed to make better clustering decisions. The number of transistors needed for a VLSI design is increasing exponentially. The partitioning algorithms also have linear worst case complexity. In order to increase the performance of existing subgraph partition, Jain and Kamalapur (2016) introduced a new hypergraph partitioning algorithm to identify dense subgraphs while addressing the minimum cut cost, which the previous algorithms failed to address. Owing to multilevel recursive coarsening, the existing graph partitioning algorithms cannot guarantee minimum cut and follow global view; whereas, the proposed algorithm was found to yield better partitions with minimum cut cost.
Genetic and Evolutionary Algorithm
Baruch, Cret and Pusztai (1999) compared the genetic algorithm with simulated annealing partitioning approach and found that genetic algorithm took less execution time compared to that of simulated annealing while generating similar results. Also, in case of parallel processing where the data has to be distributed across the memory of the parallel machine, Roy and Sarma (2012) adopted the genetic algorithm for circuit partitioning. The solution to circuit partitioning must be the global optimum. Their method involved finding the fitness value for each solution and discarding the solution which has low fitness value. Though the genetic algorithms require huge memory,they take comparatively less time to compute the number of cuts and sub-circuits. However, the genetic algorithms are not free from issues. Genetic algorithms do not deal directly with the optimization problem; rather they work with the codes generated to represent the problem.
Therefore, coding the problem under study to represent the parameters for the algorithm is an important issue. As genetic algorithms deal with an initial set of solution, it is important to create the initial population with all possible solutions.
Further, the quality of the initial population is unknown to further improve the solution. Hence, it is of prime importance to design an interface between the algorithm and the problem environment. Selection of genetic operators is another issue to be dealt with the use of genetic algorithm. Genetic algorithms help in balancing the partitions and distributing the connections. However, the run time of the algorithm increases quickly as the size of the problem increases due to a large number of initial populations. Hence, local search optimizationhas been used at various stages in each iteration step.
Probability Based Algorithm
Dutt and Deng (1996) adopted a min-cut two-way partitioning of the circuit to reduce the number of components and the interconnections in a large circuit and to facilitate parallel simulation of circuits. The circuit is partitioned into two (Krishnamurthy, 1984) . However, it was found that PROP, when used in conjunction with the clustering based algorithms, yielded high quality results. The run times of PROP was found to be more favorable than other iterative and clustering algorithms.
In 2000, Dutt and Dengimprovised the PROP algorithm and presented another algorithm known as SHRINK-PROP along with PROP algorithm. Improvement iterative algorithms such as FM and LA are mainly concerned about the immediate impact of moving a node. Therefore, the present algorithms were modified to include probabilistic gains (PROP) which can capture the future implications of moving a node in the current time. This algorithm was further extended to increase the probability of removing recently perturbed nets (nets whose nodes have been removed for the first time). The extended algorithm was known as the SHRINK-PROP algorithm. SHRINK-PROP algorithm helps in increasing the number of nets removed from the cutset in any pass. These algorithms were designed to predict the likelihood of future events much better than the FM and LA algorithms. Further, the mincut improvement of PROP and SHRINK-PROP over FM was found to be 24% and 31% respectively.
Clustering Algorithm
Iterative partitioning algorithms such as FM and LA are move-based and are known as local improvement algorithms. Dutt and Deng (1997) proposed new iterative methods to move clusters that straddle the two subsets of a partition into one of the subsets. Their approach can explore a wider solution space and is less dependent on the initial partition. The method was experimented on ACM/SIGDA benchmark circuits and revealed up to 70% improvement over Optimisation (ACO) and primary input primary output fan in fan out partitioning algorithm to design fault tolerant VLSI systems. ACO is the proven meta-heuristic algorithm that provides an optimal solution for both single-objective and multiobjective problems. According to the authors, reliability and design for testability (DFT) issues are the two important concerns to be considered while designing a complexVLSI system. Therefore, they developed fault tolerant testable designs to help in the partitioning of VLSI circuits.
Firefly Approach
The firefly algorithm which is a novel meta-heuristic used for circuit partitioning was proposed by Xin-She Yang, inspired by the behavior of fireflies. Apostolopoulos and Vlachos (2010) used the nature-inspired heuristic, FireFly approach to solve the economic emissions load dispatch problem. Senthilnath, Omkar and Mani (2011) compared the FireFly algorithm with other two nature based heuristics, namely, Artificial Bee Colony (ABC) and PSO. Their results suggest that FireFly algorithm is an efficient, reliable and robust method to obtain optimized clusters. Sharma and Kaur (2014) used a FireFly based approach for partitioning the VLSI circuits. The discrete firefly algorithm is a swarm based heuristic algorithm that helps in solving the min cut circuit partitioning. The algorithm proposed in their study is known as Discrete FireFly Algorithm for Circuit Partitioning (DFACP). Using this algorithm, the initial set of array values (gates/nodes) are assigned to a single partition and the rest are assigned to another partition; thereby satisfying the balancing constraint. In case of the continuous optimization problem, distances between two nodes are calculated as Euclidean distance. In circuit partitioning, the distance between two fireflies is taken as the number of different arcs between them. Marichelvam, Prabaharan and Yang (2014) used the discrete FireFly algorithm to solve hybrid flowshop scheduling problems which are NP-hard. The algorithm was found to outperform many heuristic and metaheuristic algorithms.
CONCLUSIONS
This paper successfully presented some of the commonly adopted CAD Algorithms for Circuit Partitioning problems.. All the CAD algorithms were tested on benchmark circuits and were found to yield better results. The paper Impact Factor (JCC): 6.8765 NAAS Rating: 3.11
described the efficient approaches of partitioning with the help of genetic algorithms, evolutionary algorithms, hybrid algorithms, clustering algorithms and probabilistic algorithms. While genetic algorithms help in multi way partitioning of many types of VLSI circuits, hybrid algorithms which utilize PSO and GA were found to be better than any other optimization technique for minimizing the number of cuts in the partition. Probabilistic algorithms were found to outperform any other iterative improvement methods and clustering methods with favorable run times. In general, partitioning algorithms were used for large dataset and hierarchical clustering algorithms were used for small datasets. The present paper has thus presented the reviews on various techniques followed for circuit partitioning. The techniques applied to solve different NP-hard and NP-complete problems were also presented.
